NAME
gbz80 - CPU opcode reference uwu

## DESCRIPTION

hOi!! Here's the opcodes supported by that dang ol' rgbasm(1) along with some details, the number of bytes and stuff ya need to encode them, and how many CPU cycles at 1 MHz (or 2 MHz in that NASTY GBC dual speed mode) needed to make 'em do the thing!

Note: All GROSS MATH STUFF that uses register ( âcliAâcl̀) as destination can omit the destination as it


```
OR ( âcìAâcì),=B
OR =B
```


## LEGEND

Here's some words and what they mean!


n8 8-bit number
n16 16-bit number
e8 8-bit offset ( $\mathbf{- 1 2 8}$ to $\mathbf{1 2 7}$ )
u3 Weird 3-bit number (0 to 7)
cc Condition codes:
$\mathbf{Z} \quad$ Do thing if Z is set
$\mathbf{N Z} \quad$ Do thing if $Z$ is not set
C Do thing if C is set
NC Do thing if C is not set
! cc Do the opposite thing
vec One of those dumb RST vectors (0x00, 0x08, 0x10, 0x18, 0x20, 0x28, 0x30, and 0x38)

## INSTRUCTION OVERVIEW

8-bit Math and Logic Doodads
"ADC ( â $\not \subset I ̀ A a ̂ \not \subset \grave{l}), r 8 "$

"ADC ( âcı̀Aâđ̀̀),n8"
"ADD ( âq̀̀̀Aâ $\not \subset)$ ),r8"

"ADD ( â $\not \subset$ İAâ $\not \subset \mathbf{I}), n 8 "$
"AND ( âqı̀AAâc̀̀),r8"

"AND ( âqı̀Aậ̆̀̀),n8"
"CP ( âcìAấcì),r8"

"CP ( âđІ̀Aâđ̀̀),n8"
"DEC r8"

"INC r8"
"INC [Đ½â ( á ââ )i¹⁄4i]"
"OR ( âধİAâđ̣̀̀),r8"


```
"OR ( â\not<ÌAâqÌ),n8"
"SBC ( âq\̀AâqÌ),r8"
"SBC ( âqİAâq\̀̀),[Đ1⁄2â( á ââ )i1⁄4i]"
"SBC ( â¢İAâq\̀l),n8"
"SUB ( âqİAâ¢Ì),r8"
"SUB ( âqİAâq\̀),[Đ1⁄2â( a ãâ )i1⁄4c]"
"SUB ( â¢\̀AâqÌ),n8"
"XOR ( âcÌAâcÌ),r8"
"XOR ( â&ÌAâ&Ì),[Đ1⁄2â ( á ãâ )i1⁄4]]"
"XOR ( âđİAâq\),n8"
```


## 16-bit Math Things

"ADD $\mathrm{Đ}^{1} / 2$ â ( á ââ )i¹⁄4 $\langle$, r16"
"DEC r16"
"INC r16"
Bit Opurrations $>=3 \mathrm{C}$
"BIT u3,r8"
"BIT u3,[Đ½â ( á ãâ )i¹⁄4 $\left.{ }^{1}\right]$ "
"RES u3,r8"
"RES u3,[Đ½â ( á ãâ )i¹⁄4i]"
"SET u3,r8"
"SET u3,[Đ½â ( á ãâ )i¹⁄4 4 ] "
"SWAP r8"
"SWAP [Đ½â ( á ââ ) $i^{11} 4$ i $]$ ]"

## Shifty Bit Stuff ð

"RL r8"
"RL [ $\mathrm{D}^{1 / 2} 2 \mathrm{a}$ ( á ãâ ) $\left.\mathrm{i}^{11 / 4} \mathrm{u}_{\mathrm{u}}\right]$ "
"RLA"
"RLC r8"

"RLCA"
"RR r8"
"RR [ ${ }^{1} 1 / 2 \hat{a}$ ( á ãââ $\left.) i^{1} 1 / 4 i\right]$ "
"RRA"
"RRC r8"
"RRC [ $\mathrm{D}^{1 ⁄ 2}$ â ( á ãâ )ī1⁄4i]"
"RRCA"
"SLA r8"

"SRA r8"
"SRA [Đ1/2â ( á ââ )ī1⁄4i]"
"SRL r8"
"SRL [ $\mathrm{D}^{1} / 2 \mathrm{a}$ ( á ãâ )i¹⁄4i]"

## Load Stuff

"LD r8,r8"
"LD r8,n8"
"LD r16,n16"
"LD [ ${ }^{1} 1 / 2 a$ â ( á ãâ )i¹⁄4 4$]$, r8"
"LD [ $\mathrm{H}^{1 / 2 a}$ ( á ãâ )i¼ $\left.\mathrm{c}^{2}\right], \mathrm{n} 8$ "
"LD r8,[Đ½â ( á ãâ )i¹⁄4 4$]$ "

"LD [n16],( âф̀̀Aâč̀)"
"LDH [n16],( âđÌAâq̀̀)"
"LDH [â¥(ËấEË C)],( âđÌAâ $\not \subset I) " ~$
"LD ( â $\not \subset$ ÌAâ $\notin \mathrm{I}),[r 16] "$
"LD ( âcı̀Aâč̀),[n16]"
"LDH ( âфİAâq̀̀),[n16]"

"LD [Đ½â ( á ãâ )i¹⁄4;ð],( â $\not \subset I ̀ A a ̂ \not \subset \grave{l}) "$




## Jumps and Things

"CALL n16"
"CALL cc,n16"
"JP Đ $1 / 2 \hat{2}$ ( á ãâ ) ${ }^{1} 1 / 4$ i "
"JP n16"
"JP cc,n16"
"JR e8"
"JR cc,e8"
"RET cc"
"RET"
"RETI"
"RST vec"
Stack Operations Instwuctions uwu
"ADD Đ½â ( á ââ )i¹⁄4¿, SP"
"ADD SP,e8"
"DEC SP"
"INC SP"
"LD SP,n16"
"LD [n16],SP"
"LD Đ $1 / 2$ â ( á ââ ) $i^{1} 1 / 4 ¿$ ¿, SP+e8"
"LD SP, $\mathrm{D}^{1 ⁄ 2 a ̂}$ ( á ãâ )i¼""

"POP r16"

"PUSH r16"
Weird Instructions?? O_o
"CCF"
"CPL"
"DAA"
"DI"
"EI"
"HALTâ"
"NOPE"
"OWO"
"SCF"
"STOP!!ð"

## INSTRUCTION REFERENCE

ADC ( âcı̀AAâc̀̀),r8
Add $r 8$ 's value plus the carry flag to ( âcìAâcì).
Cycles: 1

Bytes: 1
Flags:
$\mathbf{Z} \quad$ Set if result is 0 .
N 0
H Set if overflow from bit 3.
C $\quad$ Set if overflow from bit 7.


Cycles: 2
Bytes: 1
Flags: See "ADC ( âqİAâ $\not \subset \mathbf{I}), \mathrm{r} 8$ "
ADC ( âcı̀̀Aâc̀̀),n8
Add $n 8$ plus the carry flag to ( âcìAâcì).
Cycles: 2
Bytes: 2
Flags: See "ADC ( âqİAâ $\not \subset \mathbf{I}), \mathrm{r} 8$ "
ADD ( âç̀ İAâč̀),r8
Add r8's value to ( âcı̀Aâç̀).
Cycles: 1
Bytes: 1
Flags:
$\mathbf{Z} \quad$ Set if result is 0 .
N 0
H Set if overflow from bit 3.
C Set if overflow from bit 7.

Add the byte at $\mathbf{D}^{1 / 2 a}$ ( á ãâ $) \mathbf{i} 1 / 4$; to ( âcÌAâcÌ).
Cycles: 2
Bytes: 1
Flags: See "ADD ( âqìAâ $\not \subset \mathbf{I}), r 8 "$
ADD ( âcl̀Aâcl̀),n8
Add $n 8$ to ( âcı̀Aâcl).
Cycles: 2
Bytes: 2
Flags: See "ADD ( âqı̀Aâcı̀),r8"


Cycles: 2
Bytes: 1
Flags:
N 0
H Set if overflow from bit 11.

C $\quad$ Set if overflow from bit 15.

## 


Cycles: 2
Bytes: 1
Flags: See "ADD Đ $1 / 2$ â ( á ââ )ī1⁄4 $\langle$,r16"

## ADD SP,e8

Add the signed value e 8 to $\mathbf{S P}$.
Cycles: 4
Bytes: 2
Flags:
Z 0
N $\quad 0$
H Set if overflow from bit 3.
C $\quad$ Set if overflow from bit 7.
AND ( âč̀ÂÂcı̀),r8
Bitwise AND between $r 8$ 's value and ( âcl̀Aâcl̀).
Cycles: 1
Bytes: 1
Flags:
$\mathbf{Z} \quad$ Set if result is 0 .
N 0
H $\quad 1$
C 0


Cycles: 2
Bytes: 1
Flags: See "AND ( â $\not \subset I ̀ A a ̂ \not \subset I ̀), r 8 " ~$
AND ( âcı̀Aâcı̀),n8
Bitwise AND between $n 8$ 's value and ( âcliAâcl̀).
Cycles: 2
Bytes: 2
Flags: See "AND ( âcìAâ $\not \subset \mathbf{I}), r 8 "$

## BIT u3,r8

Test bit $u 3$ in register $r 8$, set the zero flag if bit not set.
Cycles: 2
Bytes: 2
Flags:
$\mathbf{Z} \quad$ Set if the selected bit is 0 .
N 0
H 1

## 

Test bit $u 3$ in the byte pointed by $\mathbf{D}^{1} / 2$ â（ á ãâ ）ii¹／4，set the zero flag if bit not set．
Cycles： 3
Bytes： 2
Flags：See＂BIT u3，r8＂

## CALL n16

Call address n16．This pushes the address of the instruction after the CALL on the stack，such that＂RET＂ can pop it later；then，it executes an implicit＂JP n16＂．

Cycles： 6
Bytes： 3
Flags：None affected．

## CALL cc，n16

Call address $n 16$ if condition $C C$ is met．
Cycles： 6 taken／ 3 untaken
Bytes： 3
Flags：None affected．

## CCF

Complement Carry Flag．
Note：It appreciates the compliment ${ }^{\wedge}{ }^{\wedge}{ }^{\wedge}$
Cycles： 1
Bytes： 1
Flags：
N 0
H $\quad 0$
C Inverted．
CP（ âč̀̀Aâcl̀），r8
Subtract r8＇s value from（ âcı̀Aâč̀⿱⿱亠䒑亡口）and set flags accordingly，but don＇t store the result．This is useful for ComParing values．

Cycles： 1
Bytes： 1
Flags：
$\mathbf{Z} \quad$ Set if result is 0 ．
N $\quad 1$
H $\quad$ Set if borrow from bit 4 ．
C Set if borrow（i．e．if $r 8>($ âcìAâç̀ $)$ ）．

Subtract the byte at $\mathbf{D}^{1 / 2 a ̂}$（ á ãâ ） $\mathbf{i}^{11 / 4}$ ；from（ âcìAâqìl）and set flags accordingly，but don＇t store the result．
Cycles： 2
Bytes： 1
Flags：See＂CP（ âqİAâ $\not \subset \mathbf{I})$, r8＂

## $\mathbf{C P}$（ âç̀A

Subtract the value $n 8$ from（ â¢ÌAâcl̀）and set flags accordingly，but don＇t store the result．

Cycles: 2
Bytes: 2
Flags: See "CP ( âđ ÌAâ $\not \subset \mathbf{I}), r 8$ "
CPL
ComPLement accumulator ( $\mathbf{A}=\sim($ âcìAâç̀ $)$ ).
Note: This one doesn't appreciate the complement $>=T$
Cycles: 1
Bytes: 1
Flags:
N 1
H $\quad 1$
DAA
Decimal Adjust Accumulator to get a correct BCD representation after an arithmetic instruction. (Wha???)
Cycles: 1
Bytes: 1
Flags:
$\mathbf{Z} \quad$ Set if result is 0 .
H $\quad 0$
C Set or reset depending on the operation.
DEC r8
Decrement value in register $r 8$ by 1 .
Cycles: 1
Bytes: 1
Flags:
$\mathbf{Z} \quad$ Set if result is 0 .
N 1
H Set if borrow from bit 4.
DEC [ $\mathbf{I}^{1 / 2} / 2$ ( á ãâ $\left.) \mathbf{i r}^{1} / 4 \boldsymbol{i}\right]$
Decrement the byte at $\mathbf{D}^{1} / 2 \hat{\mathbf{a}}$ ( á ãâ ) $\mathbf{i r}^{\mathbf{1}} / \mathbf{\text { ch }}$; by 1 .
Cycles: 3
Bytes: 1
Flags: See "DEC r8"

## DEC $\mathbf{r 1 6}$

Decrement value in register r16 by 1 .
Cycles: 2
Bytes: 1
Flags: None affected.

## DEC SP

Decrement value in register $\mathbf{S P}$ by 1.
Cycles: 2
Bytes: 1
Flags: None affected.

DI
Disable Interrupts by clearing the IME flag.
Cycles: 1
Bytes: 1
Flags: None affected.
EI
Enable Interrupts by setting the IME flag. The flag is only set after the instruction following EI.
Cycles: 1
Bytes: 1
Flags: None affected.

## HALTâ

Enter CPU low-power consumption mode until an interrupt occurs. The exact behavior of this instruction depends on the state of the IME flag.

IME set The CPU enters low-power mode until after an interrupt is about to be serviced. The handler is executed normally, and the CPU resumes execution after the HALTâ when that returns.
IME not set
The behavior depends on whether an interrupt is pending (i.e. [IE] \& [IF] is non-zero). None pending

As soon as an interrupt becomes pending, the CPU resumes execution. This is like the above, except that the handler is not called.

## Some pending

The CPU continues execution after the HALTA, but the byte after it is read twice in a row ( $\mathbf{P C}$ is not incremented, due to a hardware bug).

Cycles: -
Bytes: 1
Flags: None affected.
INC r8
Increment value in register $r 8$ by 1.
Cycles: 1
Bytes: 1
Flags:
$\mathbf{Z} \quad$ Set if result is 0 .
N 0
H Set if overflow from bit 3.

## 

Increment the byte at $\mathbf{D}^{1 / 2} \mathbf{2}$ ( á ãâ ) $\mathbf{i}^{1} / \mathbf{4}$; by 1 .
Cycles: 3
Bytes: 1
Flags: See "INC r8"

## INC $\mathbf{r 1 6}$

Increment value in register r16 by 1 .
Cycles: 2

Bytes: 1
Flags: None affected.

## INC SP

Increment value in register $\mathbf{S P}$ by 1.
Cycles: 2
Bytes: 1
Flags: None affected.

## JP n16

Jump to address n16; effectively, store $n 16$ into PC.
Cycles: 4
Bytes: 3
Flags: None affected.

## JP cc,n16

Jump to address $n 16$ if condition $C C$ is met.
Cycles: 4 taken / 3 untaken
Bytes: 3
Flags: None affected.

## 


Cycles: 1
Bytes: 1
Flags: None affected.
JR e8
Relative Jump by adding e8 to the address of the instruction following the JR. To clarify, an operand of 0 is equivalent to no jumping.

Cycles: 3
Bytes: 2
Flags: None affected.

## JR cc,e8

Relative Jump by adding e 8 to the current address if condition $C c$ is met.
Cycles: 3 taken / 2 untaken
Bytes: 2
Flags: None affected.

## LD r8,r8

Load (copy) value in register on the right into register on the left.
Cycles: 1
Bytes: 1
Flags: None affected.

## LD r8,n8

Load value $n 8$ into register $r 8$.

Cycles: 2
Bytes: 2
Flags: None affected.

## LD r16,n16

Load value $n 16$ into register r16.
Cycles: 3
Bytes: 3
Flags: None affected.

## $\mathbf{L D}\left[\mathbf{D}^{1} / 2\right.$ â ( á ãâ )i¹⁄4 $\left.\mathbf{i}\right], \mathbf{r 8}$


Cycles: 2
Bytes: 1
Flags: None affected.

## LD [ $\mathbf{D}^{1 / 2 a ̂(~ a ́ ~ a ̃ a ̂ ~) ~} \mathbf{i} 1 / 4$ © $], \mathbf{n 8}$

Store value $n 8$ into the byte pointed to by register $\mathbf{D}^{1 / 2} \mathbf{2}$ ( á ãâ ) $\mathbf{I r}^{1} / 4 \dot{\mathbf{u}}$.
Cycles: 3
Bytes: 2
Flags: None affected.

Load value into register $r 8$ from the byte pointed to by register $\mathbf{D}^{1 / 2} / 2$ ( á ãâ )ii/4 $\mathbf{i}$.
Cycles: 2
Bytes: 1
Flags: None affected.

## LD [r16],( âç̀Aâcì)

Store value in register ( âcl̀Aâcl̀) into the byte pointed to by register $r 16$.
Cycles: 2
Bytes: 1
Flags: None affected.

## LD [n16],( âç̀AÂç̀)

Store value in register ( âcÌAâcì) into the byte at address $n 16$.
Cycles: 4
Bytes: 3
Flags: None affected.

## LDH [n16], ( âcÌAâcÌ)

Store value in register ( âç̀AÂçi) into the byte at address $n 16$, provided the address is between $\$ F F 00$ and $\$ F F F F$.
Cycles: 3
Bytes: 2
Flags: None affected.
This is sometimes written as LDIO [n16], ( âל̀̀Aầ̀̀), or LD [\$FF00+n8], ( âל̀̀Aâל̀̀).

## LDH [â¥(ËâfË C)],( âcl̀âcic̀)

Store value in register ( âcÌAâcl̀) into the byte at address $\$ F F 00+\hat{a} \neq(\ddot{E} a ̂ f \ddot{E} C$ ).
Cycles: 2
Bytes: 1
Flags: None affected.
 C)], ( âł̀̀Aầ̀̀).

## LD ( âç̀Aâç̀),[r16]

Load value in register ( âcı̀Aâç̀) from the byte pointed to by register r16.
Cycles: 2
Bytes: 1
Flags: None affected.

## LD ( âcìAâcì),[n16]

Load value in register ( âcı̀Aâcı̀) from the byte at address $n 16$.
Cycles: 4
Bytes: 3
Flags: None affected.
LDH ( âcı̀Aâcı̀),[n16]
Load value in register ( âcı̀Aâcì) from the byte at address $n 16$, provided the address is between $\$ F F 00$ and $\$ F F F F$.

Cycles: 3
Bytes: 2
Flags: None affected.


## LDH ( âç̀̀Aâç̀),[â¥(ËâfË C)]

Load value in register ( âcìAâcì) from the byte at address $\$ F F 00+c$.
Cycles: 2
Bytes: 1
Flags: None affected.
This is sometimes written as LDIO ( ầ̧̀Aâł̀̀), [â¥ (ËấE C) ], or LD ( âל亡̀Aâcì), [\$FF00+â¥(ËấE C) ].

 afterwards.

Cycles: 2
Bytes: 1
Flags: None affected.



 afterwards.

Cycles: 2
Bytes: 1
Flags: None affected.



## 

 ãâ ) $\mathbf{i n}^{1} / 4 \boldsymbol{j}$ afterwards.
Cycles: 2
Bytes: 1
Flags: None affected.



 ãâ ) $\mathbf{i} 1 / 4 \boldsymbol{j}$ afterwards.

Cycles: 2
Bytes: 1
Flags: None affected.



## LD SP,n16

Load value $n 16$ into register $\mathbf{S P}$.
Cycles: 3
Bytes: 3
Flags: None affected.

## LD [n16],SP

Store $\mathbf{S P} \boldsymbol{\&} \mathbf{\$ F F}$ at address $n 16$ and $\mathbf{S P} \gg \mathbf{8}$ at address $n 16+1$.
Cycles: 5
Bytes: 3
Flags: None affected.

Add the signed value e8 to $\mathbf{S P}$ and store the result in $\mathbf{~}^{1 / 2} 2 \hat{\mathbf{a}}$ ( á ãâ ) $\mathbf{i n}^{11 / 4}$ i.
Cycles: 3
Bytes: 2
Flags:
Z 0
N 0
H Set if overflow from bit 3.
C Set if overflow from bit 7.
LD SP, $\mathbf{D}^{1 / 20}$ ( á ãâ ) $\mathbf{I}^{11 / 4}$;


Cycles: 2
Bytes: 1
Flags: None affected.

## NOPE

No OPEration.
Cycles: 1
Bytes: 1
Flags: None affected.
OR ( âcı̀Aâcl̀),r8
Store into ( âcı̀Aâç̀) the bitwise OR of $r 8$ 's value and ( âç̀Aâç̀).
Cycles: 1
Bytes: 1
Flags:
$\mathbf{Z} \quad$ Set if result is 0 .
N 0
H 0
C 0


Cycles: 2
Bytes: 1
Flags: See "OR ( âcliAâ $\not \subset \mathbf{I})$, r8"
OR ( âcÌAâcı̀),n8
Store into ( âcÌAâcl̀) the bitwise OR of $n 8$ and ( âcl̀AâcI).
Cycles: 2
Bytes: 2
Flags: See "OR ( âqİAâ $\not \subset \mathbf{I})$, r8"

## OWO

Load bulge into register *notice*.
Cycles: 0.25
Bytes: *eyes widen in surprise* r-rgbds! what are you doing?! <///<*starts to blush* xD
Flags:
才’ââ ïs Pirate
ð Checkered
д«д. France


 structions:

```
ld f, [sp] ; See below for individual flags
inc sp
ld a, [sp]
inc sp
```

Cycles: 3
Bytes: 1
Flags:
Z $\quad$ Set from bit 7 of the popped low byte.
$\mathbf{N} \quad$ Set from bit 6 of the popped low byte.
H Set from bit 5 of the popped low byte.
C Set from bit 4 of the popped low byte.

## POP $\mathbf{r 1 6}$

Pop register $r 16$ from the stack. This is roughly equivalent to the following $\hat{a} \cdot C U T E \hat{a}{ }^{*}$ instructions:


```
inc sp
ld HIGH(r16), [sp] ; =B, ;D or Đ1/2
inc sp
```

Cycles: 3
Bytes: 1
Flags: None affected.

## 

 structions:

```
dec sp
ld [sp], a
dec sp
ld [sp], flag_Z << 7 | flag_N << 6 | flag_H << 5 | flag_C << 4
```

Cycles: 4
Bytes: 1
Flags: None affected.

## PUSH $r 16$

Push register r16 into the stack. This is roughly equivalent to the following $\hat{a}{ }^{*} C U T E \hat{a}^{*}$ instructions:

```
dec sp
ld [sp], HIGH(r16) ; =B, ;D or Đ1/2
dec sp
```



Cycles: 4
Bytes: 1
Flags: None affected.

## RES u3,r8

Set bit $u 3$ in register $r 8$ to 0 . Bit 0 is the rightmost one, bit 7 the leftmost one.
Cycles: 2
Bytes: 2
Flags: None affected.

## RES u3,[ $\mathbf{D}^{1} / 2$ â ( á ãâ $) \mathbf{i} 1 / 4$ id $]$

Set bit $u 3$ in the byte pointed by $\mathbf{D}^{1} / 2 \mathbf{a}$ ( á ãâ ) $\mathbf{i n}^{\mathbf{1}} \mathbf{4}$; to 0 . Bit 0 is the rightmost one, bit 7 the leftmost one.
Cycles: 4

Bytes: 2
Flags: None affected.

## RET

Return from subroutine. This is basically a POP PC (if such an instruction existed). See "POP r16" for an explanation of how POP works.

Cycles: 4
Bytes: 1
Flags: None affected.

## RET cc

Return from subroutine if condition $C C$ is met.
Cycles: 5 taken / 2 untaken
Bytes: 1
Flags: None affected.

## RETI

Return from subroutine and enable interrupts. This is basically equivalent to executing "EI" then "RET", meaning that IME is set right after this instruction.
Cycles: 4
Bytes: 1
Flags: None affected.
RL r8
Rotate bits in register $r 8$ left through carry.

$$
C<-[7<-0]<-C
$$

Cycles: 2
Bytes: 2
Flags:
$\mathbf{Z} \quad$ Set if result is 0 .
N 0
H 0
C Set according to result.



$$
C<-[7<-0]<-C
$$

Cycles: 4
Bytes: 2
Flags: See "RL r8"

## RLA

Rotate register ( âçìAâç̀) left through carry.

$$
C<-[7<-0]<-C
$$

Cycles: 1
Bytes: 1
Flags:

Z $\quad 0$
N 0
H $\quad 0$
C Set according to result.

## RLC r8

Rotate register $r 8$ left.

$$
C<-[7<-0]<-[7]
$$

Cycles: 2
Bytes: 2
Flags:
$\mathbf{Z} \quad$ Set if result is 0 .
N $\quad 0$
H $\quad 0$
C Set according to result.

Rotate the byte at $\mathbf{m}^{1 / 2} \mathbf{2}$ ( á ãâ ) $\mathbf{i n}^{1} / 4$ d left.

$$
C<-[7<-0]<-[7]
$$

Cycles: 4
Bytes: 2
Flags: See "RLC r8"

## RLCA

Rotate register ( âcliAâcì) left.

$$
C<-[7<-0]<-[7]
$$

Cycles: 1
Bytes: 1
Flags:
Z 0
N 0
H 0
C Set according to result.

## RR r8

Rotate register $r 8$ right through carry.
C -> [7 -> 0] -> C

Cycles: 2
Bytes: 2
Flags:
$\mathbf{Z} \quad$ Set if result is 0 .
N 0
H $\quad 0$
C Set according to result.

## RR [ $\mathbf{Đ}^{1 / 2} \mathbf{2 a}$ ( á ãâ ) $\mathbf{i r}^{1 / 4} \mathbf{i}$ ]

Rotate the byte at $\mathbf{\Xi}^{1} / 2 \hat{\mathbf{a}}$ ( á ãâ ) $\mathbf{I r}^{1} / 4$ 亿 right through carry.
C -> [7 -> 0] -> C

Cycles: 4
Bytes: 2
Flags: See "RR r8"
RRA
Rotate register ( âcìAâcì) right through carry.
C -> [7 -> 0] -> C

Cycles: 1
Bytes: 1
Flags:
Z 0
N 0
H 0
C Set according to result.
RRC r8
Rotate register $r 8$ right.
[0] -> [7 -> 0] -> C

Cycles: 2
Bytes: 2
Flags:
$\mathbf{Z} \quad$ Set if result is 0 .
N 0
H $\quad 0$
C Set according to result.
$\operatorname{RRC}\left[\mathbf{D}^{1} / 2 \mathbf{a}\right.$ ( á ãâ ) $\mathbf{i r}^{1} / 4$ © $]$
Rotate the byte at $\mathbf{\Xi}^{1 / 2} \mathbf{2}$ ( á ãâ ) $\mathbf{i r}^{1 / 4} \mathbf{z}$ right.
[0] -> [7 -> 0] -> C

Cycles: 4
Bytes: 2
Flags: See "RRC r8"

## RRCA

Rotate register ( âcı̀Aâcli) right.
[0] -> [7 -> 0] -> C

Cycles: 1
Bytes: 1
Flags:
Z $\quad 0$
N 0
H 0
C Set according to result.

## RST vec

Call address vec. This is a shorter and faster equivalent to "CALL" for suitable values of vec.
Cycles: 4
Bytes: 1

Flags: None affected.
SBC ( âcı̀Aâcl̀),r8
Subtract $r$ 's value and the carry flag from ( âcìAâcì).
Cycles: 1
Bytes: 1
Flags:
$\mathbf{Z} \quad$ Set if result is 0 .
N $\quad 1$
H $\quad$ Set if borrow from bit 4.
C Set if borrow (i.e. if $(r 8+$ carry $)>($ âcìAâcì $)$ ).


Cycles: 2
Bytes: 1
Flags: See "SBC ( âqìAâqı̀̀),r8"

## SBC ( âçl̀Aâq̆̀̀),n8

Subtract the value $n 8$ and the carry flag from (âcìAâcì).
Cycles: 2
Bytes: 2
Flags: See "SBC ( âqÌAâqÌ),r8"
SCF
Set Carry Flag.
Cycles: 1
Bytes: 1
Flags:
N 0
H 0
C $\quad 1$
SET u3,r8
Set bit $u 3$ in register $r 8$ to 1 . Bit 0 is the rightmost one, bit 7 the leftmost one.
Cycles: 2
Bytes: 2
Flags: None affected.
SET u3,[ $\mathbf{D}^{1} / 2$ â ( á ãâ ) $\mathbf{i} 1 / 4$ id $]$
Set bit $u 3$ in the byte pointed by $\mathbf{D}^{1 / 2 a}$ ( á ãâ ) $\mathbf{i}^{11} / \mathbf{d}$; to 1 . Bit 0 is the rightmost one, bit 7 the leftmost one.
Cycles: 4
Bytes: 2
Flags: None affected.

## SLA r8

Shift Left Arithmetically register $r 8$.

$$
C<-[7<-0]<-0
$$

Cycles: 2

Bytes: 2
Flags:
$\mathbf{Z} \quad$ Set if result is 0 .
N 0
H $\quad 0$
C Set according to result.

Shift Left Arithmetically the byte at $\mathbf{Đ}^{1 / 2} \mathbf{2}$ ( á ãâ ) $\mathbf{i}^{1 ⁄ 2} \mathbf{i}$.

$$
C<-[7<-0]<-0
$$

Cycles: 4
Bytes: 2
Flags: See "SLA r8"

## SRA r8

Shift Right Arithmetically register r8.
[7] -> [7 -> 0] -> C

Cycles: 2
Bytes: 2
Flags:
$\mathbf{Z} \quad$ Set if result is 0 .
N 0
H 0
C Set according to result.
SRA [ $\mathbf{D}^{1 / 2} / 2$ ( á ãâ $) \mathbf{i} 1 / 4$; $]$
Shift Right Arithmetically the byte at $\mathbf{\Xi}^{1 / 2} \mathbf{2 a}$ ( á ãâ ) $\mathbf{i} 1 / 4 \mathbf{4}$.
[7] -> [7 -> 0] -> C

Cycles: 4
Bytes: 2
Flags: See "SRA r8"
SRL r8
Shift Right Logically register r8.
0 -> [7 -> 0] -> C
Cycles: 2
Bytes: 2
Flags:
Z $\quad$ Set if result is 0 .
N 0
H $\quad 0$
C Set according to result.
SRL [ $\mathbf{D}^{1 / 2}$ â ( á ãâ ) $\mathbf{i n}^{1 / 4} \mathbf{i}$ ]
Shift Right Logically the byte at $\mathbf{~}^{1 / 2} / 2 \hat{\mathbf{a}}$ ( á ãâ )i¹/4; .

$$
0 \text {-> [7 -> 0] -> C }
$$

Cycles: 4
Bytes: 2

Flags: See "SRA r8"

## STOP!!ð

Enter CPU very low power mode. Also used to switch between double and normal speed CPU modes in GBC.

Cycles: -
Bytes: 2
Flags: None affected.
SUB ( âcìAâç̀̀),r8
Subtract $r$ 8's value from ( âcı̀Aâç̀̀).
Cycles: 1
Bytes: 1
Flags:
$\mathbf{Z} \quad$ Set if result is 0 .
N 1
H $\quad$ Set if borrow from bit 4.
C Set if borrow (set if $r 8>$ ( âcl̀Aâcl̀)).


Cycles: 2
Bytes: 1
Flags: See "SUB ( âqı̀Aâđ̀̀),r8"

## SUB ( âç̀Aâclì),n8

Subtract the value $n 8$ from ( âcìAâcì).
Cycles: 2
Bytes: 2

SWAP r8
Swap the upper 4 bits in register $r 8$ and the lower 4 ones.
Cycles: 2
Bytes: 2
Flags:
$\mathbf{Z} \quad$ Set if result is 0 .
N 0
H 0
C 0

Swap the upper 4 bits in the byte pointed by $\mathbf{D}^{1 / 2} \hat{\mathbf{a}}$ ( á ãâ ) $\mathbf{I r}^{114}$ д and the lower 4 ones.
Cycles: 4
Bytes: 2
Flags: See "SWAP r8"
XOR ( âcı̀Aâcı̀),r8
Bitwise XOR between $r 8$ 's value and ( âcl̀Aâcı̀).

Cycles: 1
Bytes: 1
Flags:
$\mathbf{Z} \quad$ Set if result is 0 .
N $\quad 0$
H 0
C 0


Cycles: 2
Bytes: 1
Flags: See "XOR ( âcÌAâč̀),r8"

## XOR ( âcìAâcì),n8

Bitwise XOR between $n 8$ 's value and ( âcı̀Aâcı̀).
Cycles: 2
Bytes: 2
Flags: See "XOR ( âđÌAâq̌̀),r8"

## SEE ALSO

$\operatorname{rgbasm}(1), \operatorname{rgbds}(7)$

## HISTORY

Carsten Sørensen made this dang cool rgbds thingy as part of some ASMotor program, then Justin Lloyd put it in RGBDS. Now some DUMB NERDS at https://github.com/gbdev/rgbds take care of it.

