

NAME

gbz80 — CPU opcode reference uwu

DESCRIPTION

hOi!! Here's the opcodes supported by that dang ol' `rgbas(1)` along with some details, the number of bytes and stuff ya need to encode them, and how many CPU cycles at 1MHz (or 2MHz in that **NASTY** GBC dual speed mode) needed to make 'em do the thing!

Note: All GROSS MATH STUFF that uses register (`â€ˆAâ€ˆ`) as destination can omit the destination as it is assumed to be register (`â€ˆAâ€ˆ`) by default. The following two lines have the same effect:

```
OR (â€ˆAâ€ˆ),=B
OR =B
```

LEGEND

Here's some words and what they mean!

- r8* One of those 8-bit registers ((`â€ˆAâ€ˆ`), `=B`, `â€ˆC`, `;D`, `â€ˆIâ€ˆ`, `â€ˆJâ€ˆ`, `â€ˆKâ€ˆ`)
- r16* One of those general-purpose 16-bit registers (`=B`, `â€ˆC`, `;D`, `â€ˆIâ€ˆ`, `â€ˆJâ€ˆ`, `â€ˆKâ€ˆ`)
- n8* 8-bit number
- n16* 16-bit number
- e8* 8-bit offset (-128 to 127)
- u3* Weird 3-bit number (0 to 7)
- cc* Condition codes:
Z Do thing if Z is set
NZ Do thing if Z is not set
C Do thing if C is set
NC Do thing if C is not set
!cc Do the opposite thing
- vec* One of those dumb **RST** vectors (`0x00`, `0x08`, `0x10`, `0x18`, `0x20`, `0x28`, `0x30`, and `0x38`)

INSTRUCTION OVERVIEW**8-bit Math and Logic Doodads**

```
ADC (â€ˆAâ€ˆ),r8
ADC (â€ˆAâ€ˆ),[â€ˆIâ€ˆ]
ADC (â€ˆAâ€ˆ),n8
ADD (â€ˆAâ€ˆ),r8
ADD (â€ˆAâ€ˆ),[â€ˆIâ€ˆ]
ADD (â€ˆAâ€ˆ),n8
AND (â€ˆAâ€ˆ),r8
AND (â€ˆAâ€ˆ),[â€ˆIâ€ˆ]
AND (â€ˆAâ€ˆ),n8
CP (â€ˆAâ€ˆ),r8
CP (â€ˆAâ€ˆ),[â€ˆIâ€ˆ]
CP (â€ˆAâ€ˆ),n8
DEC r8
DEC [â€ˆIâ€ˆ]
```

INC r8
INC [$\text{D}^{1/2\hat{a}}$ (\hat{a} $\hat{a}\hat{a}$) $\text{i}^{1/4\hat{c}}$]
OR ($\hat{a}\hat{c}\hat{I}\hat{A}\hat{a}\hat{c}\hat{I}$),r8
OR ($\hat{a}\hat{c}\hat{I}\hat{A}\hat{a}\hat{c}\hat{I}$), $[\text{D}^{1/2\hat{a}}$ (\hat{a} $\hat{a}\hat{a}$) $\text{i}^{1/4\hat{c}}$]
OR ($\hat{a}\hat{c}\hat{I}\hat{A}\hat{a}\hat{c}\hat{I}$),n8
SBC ($\hat{a}\hat{c}\hat{I}\hat{A}\hat{a}\hat{c}\hat{I}$),r8
SBC ($\hat{a}\hat{c}\hat{I}\hat{A}\hat{a}\hat{c}\hat{I}$), $[\text{D}^{1/2\hat{a}}$ (\hat{a} $\hat{a}\hat{a}$) $\text{i}^{1/4\hat{c}}$]
SBC ($\hat{a}\hat{c}\hat{I}\hat{A}\hat{a}\hat{c}\hat{I}$),n8
SUB ($\hat{a}\hat{c}\hat{I}\hat{A}\hat{a}\hat{c}\hat{I}$),r8
SUB ($\hat{a}\hat{c}\hat{I}\hat{A}\hat{a}\hat{c}\hat{I}$), $[\text{D}^{1/2\hat{a}}$ (\hat{a} $\hat{a}\hat{a}$) $\text{i}^{1/4\hat{c}}$]
SUB ($\hat{a}\hat{c}\hat{I}\hat{A}\hat{a}\hat{c}\hat{I}$),n8
XOR ($\hat{a}\hat{c}\hat{I}\hat{A}\hat{a}\hat{c}\hat{I}$),r8
XOR ($\hat{a}\hat{c}\hat{I}\hat{A}\hat{a}\hat{c}\hat{I}$), $[\text{D}^{1/2\hat{a}}$ (\hat{a} $\hat{a}\hat{a}$) $\text{i}^{1/4\hat{c}}$]
XOR ($\hat{a}\hat{c}\hat{I}\hat{A}\hat{a}\hat{c}\hat{I}$),n8

16-bit Math Things

ADD $\text{D}^{1/2\hat{a}}$ (\hat{a} $\hat{a}\hat{a}$) $\text{i}^{1/4\hat{c}}$,r16
DEC r16
INC r16

Bit Opurrations >=3c

BIT u3,r8
BIT u3, $[\text{D}^{1/2\hat{a}}$ (\hat{a} $\hat{a}\hat{a}$) $\text{i}^{1/4\hat{c}}$]
RES u3,r8
RES u3, $[\text{D}^{1/2\hat{a}}$ (\hat{a} $\hat{a}\hat{a}$) $\text{i}^{1/4\hat{c}}$]
SET u3,r8
SET u3, $[\text{D}^{1/2\hat{a}}$ (\hat{a} $\hat{a}\hat{a}$) $\text{i}^{1/4\hat{c}}$]
SWAP r8
SWAP $[\text{D}^{1/2\hat{a}}$ (\hat{a} $\hat{a}\hat{a}$) $\text{i}^{1/4\hat{c}}$]

Shifty Bit Stuff 0

RL r8
RL $[\text{D}^{1/2\hat{a}}$ (\hat{a} $\hat{a}\hat{a}$) $\text{i}^{1/4\hat{c}}$]
RLA
RLC r8
RLC $[\text{D}^{1/2\hat{a}}$ (\hat{a} $\hat{a}\hat{a}$) $\text{i}^{1/4\hat{c}}$]
RLCA
RR r8
RR $[\text{D}^{1/2\hat{a}}$ (\hat{a} $\hat{a}\hat{a}$) $\text{i}^{1/4\hat{c}}$]
RRA
RRC r8
RRC $[\text{D}^{1/2\hat{a}}$ (\hat{a} $\hat{a}\hat{a}$) $\text{i}^{1/4\hat{c}}$]
RRCA
SLA r8
SLA $[\text{D}^{1/2\hat{a}}$ (\hat{a} $\hat{a}\hat{a}$) $\text{i}^{1/4\hat{c}}$]
SRA r8
SRA $[\text{D}^{1/2\hat{a}}$ (\hat{a} $\hat{a}\hat{a}$) $\text{i}^{1/4\hat{c}}$]
SRL r8
SRL $[\text{D}^{1/2\hat{a}}$ (\hat{a} $\hat{a}\hat{a}$) $\text{i}^{1/4\hat{c}}$]

Load Stuff

LD r8,r8
LD r8,n8
LD r16,n16
LD [Ð½â (á ãâ)i¼¿],r8
LD [Ð½â (á ãâ)i¼¿],n8
LD r8,[Ð½â (á ãâ)i¼¿]
LD [r16],(âçÌAâçÌ)
LD [n16],(âçÌAâçÌ)
LDH [n16],(âçÌAâçÌ)
LDH [â¥(Ëâ£Ë C)],(âçÌAâçÌ)
LD (âçÌAâçÌ),[r16]
LD (âçÌAâçÌ),[n16]
LDH (âçÌAâçÌ),[n16]
LDH (âçÌAâçÌ),[â¥(Ëâ£Ë C)]
LD [Ð½â (á ãâ)i¼¿ð],(âçÌAâçÌ)
LD [Ð½â (á ãâ)i¼¿ð],(âçÌAâçÌ)
LD (âçÌAâçÌ),[Ð½â (á ãâ)i¼¿ð]
LD (âçÌAâçÌ),[Ð½â (á ãâ)i¼¿ð]

Jumps and Things

CALL n16
CALL cc,n16
JP Ð½â (á ãâ)i¼¿
JP n16
JP cc,n16
JR e8
JR cc,e8
RET cc
RET
RETI
RST vec

Stack Operations Instructions uwu

ADD Ð½â (á ãâ)i¼¿,SP
ADD SP,e8
DEC SP
INC SP
LD SP,n16
LD [n16],SP
LD Ð½â (á ãâ)i¼¿,SP+e8
LD SP,Ð½â (á ãâ)i¼¿
POP (âçÌAâçÌ)ðð¾ð-ð´
POP r16
PUSH (âçÌAâçÌ)ðð¾ð-ð´
PUSH r16

Weird Instructions?? O_o

CCF

CPL
DAA
DI
EI
HALT
NOPE
OWO
SCF
STOP!!

INSTRUCTION REFERENCE

ADC (Rn),R8

Add R8's value plus the carry flag to (Rn).

Cycles: 1

Bytes: 1

Flags:

Z Set if result is 0.
N 0
H Set if overflow from bit 3.
C Set if overflow from bit 7.

ADC (Rn),[Rn, #imm8]

Add the byte at Rn, #imm8 plus the carry flag to (Rn).

Cycles: 2

Bytes: 1

Flags: See ADC (Rn),R8

ADC (Rn),n8

Add n8 plus the carry flag to (Rn).

Cycles: 2

Bytes: 2

Flags: See ADC (Rn),R8

ADD (Rn),R8

Add R8's value to (Rn).

Cycles: 1

Bytes: 1

Flags:

Z Set if result is 0.
N 0
H Set if overflow from bit 3.
C Set if overflow from bit 7.

ADD (\hat{A}),[\hat{D} (\hat{A}) \hat{I}]

Add the byte at \hat{D} (\hat{A}) \hat{I} to (\hat{A}).

Cycles: 2

Bytes: 1

Flags: See **ADD (\hat{A}),r8**

ADD (\hat{A}),n8

Add $n8$ to (\hat{A}).

Cycles: 2

Bytes: 2

Flags: See **ADD (\hat{A}),r8**

ADD \hat{D} (\hat{A}) \hat{I} ,r16

Add *file . . .*'s value r16 to \hat{D} (\hat{A}) \hat{I} .

Cycles: 2

Bytes: 1

Flags:

N 0

H Set if overflow from bit 11.

C Set if overflow from bit 15.

ADD \hat{D} (\hat{A}) \hat{I} ,SP

Add **SP**'s value to \hat{D} (\hat{A}) \hat{I} .

Cycles: 2

Bytes: 1

Flags: See **ADD \hat{D} (\hat{A}) \hat{I} ,r16**

ADD SP,e8

Add the signed value $e8$ to **SP**.

Cycles: 4

Bytes: 2

Flags:

Z 0

N 0

H Set if overflow from bit 3.

C Set if overflow from bit 7.

AND (\hat{A}),r8

Bitwise AND between $r8$'s value and (\hat{A}).

Cycles: 1

Bytes: 1

Flags:

Z Set if result is 0.
N 0
H 1
C 0

AND (\hat{A}),[\hat{D} (\hat{A})]

Bitwise AND between the byte at \hat{D} and (\hat{A}).

Cycles: 2

Bytes: 1

Flags: See **AND (\hat{A}),r8**

AND (\hat{A}),n8

Bitwise AND between *n8*'s value and (\hat{A}).

Cycles: 2

Bytes: 2

Flags: See **AND (\hat{A}),r8**

BIT u3,r8

Test bit *u3* in register *r8*, set the zero flag if bit not set.

Cycles: 2

Bytes: 2

Flags:

Z Set if the selected bit is 0.
N 0
H 1

BIT u3,[\hat{D} (\hat{A})]

Test bit *u3* in the byte pointed by \hat{D} (\hat{A}), set the zero flag if bit not set.

Cycles: 3

Bytes: 2

Flags: See **BIT u3,r8**

CALL n16

Call address *n16*. This pushes the address of the instruction after the **CALL** on the stack, such that **RET** can pop it later; then, it executes an implicit **JP n16**.

Cycles: 6

Bytes: 3

Flags: None affected.

CALL cc,n16

Call address *n16* if condition *cc* is met.

Cycles: 6 taken / 3 untaken

Bytes: 3

Flags: None affected.

CCF

Complement Carry Flag.

Note: It appreciates the compliment \hat{w}

Cycles: 1

Bytes: 1

Flags:

N 0

H 0

C Inverted.

CP (\hat{A}),r8

Subtract $r8$'s value from (\hat{A}) and set flags accordingly, but don't store the result. This is useful for ComParing values.

Cycles: 1

Bytes: 1

Flags:

Z Set if result is 0.

N 1

H Set if borrow from bit 4.

C Set if borrow (i.e. if $r8 > (\hat{A})$).

CP (\hat{A}),[D]i/4

Subtract the byte at D from (\hat{A}) and set flags accordingly, but don't store the result.

Cycles: 2

Bytes: 1

Flags: See CP (\hat{A}),r8

CP (\hat{A}),n8

Subtract the value $n8$ from (\hat{A}) and set flags accordingly, but don't store the result.

Cycles: 2

Bytes: 2

Flags: See CP (\hat{A}),r8

CPL

ComPLement accumulator ($A = \sim(\hat{A})$).

Note: This one doesn't appreciate the complement \hat{w}

Cycles: 1

Bytes: 1

Flags:

N 1

H 1

DAA

Decimal Adjust Accumulator to get a correct BCD representation after an arithmetic instruction. (Wha???)

Cycles: 1

Bytes: 1

Flags:

Z Set if result is 0.

H 0

C Set or reset depending on the operation.

DEC r8

Decrement value in register *r8* by 1.

Cycles: 1

Bytes: 1

Flags:

Z Set if result is 0.

N 1

H Set if borrow from bit 4.

DEC [D/2â (á ãâ)i¼¿]

Decrement the byte at $D/2\hat{a} (\acute{a} \tilde{a}\hat{a})i\frac{1}{4}\hat{c}$ by 1.

Cycles: 3

Bytes: 1

Flags: See **DEC r8**

DEC r16

Decrement value in register *r16* by 1.

Cycles: 2

Bytes: 1

Flags: None affected.

DEC SP

Decrement value in register **SP** by 1.

Cycles: 2

Bytes: 1

Flags: None affected.

DI

Disable Interrupts by clearing the **IME** flag.

Cycles: 1

Bytes: 1

Flags: None affected.

EI

Enable Interrupts by setting the **IME** flag. The flag is only set *after* the instruction following **EI**.

Cycles: 1

Bytes: 1

Flags: None affected.

HALT

Enter CPU low-power consumption mode until an interrupt occurs. The exact behavior of this instruction depends on the state of the **IME** flag.

IME set The CPU enters low-power mode until *after* an interrupt is about to be serviced. The handler is executed normally, and the CPU resumes execution after the **HALT** when that returns.

IME not set

The behavior depends on whether an interrupt is pending (i.e. [IE] & [IF] is non-zero).

None pending

As soon as an interrupt becomes pending, the CPU resumes execution. This is like the above, except that the handler is *not* called.

Some pending

The CPU continues execution after the **HALT**, but the byte after it is read twice in a row (**PC** is not incremented, due to a hardware bug).

Cycles: -

Bytes: 1

Flags: None affected.

INC r8

Increment value in register *r8* by 1.

Cycles: 1

Bytes: 1

Flags:

Z Set if result is 0.

N 0

H Set if overflow from bit 3.

INC [D^{1/2} (á ãâ)i^{1/4}]

Increment the byte at **D^{1/2} (á ãâ)i^{1/4}** by 1.

Cycles: 3

Bytes: 1

Flags: See **INC r8**

INC r16

Increment value in register *r16* by 1.

Cycles: 2

Bytes: 1

Flags: None affected.

INC SP

Increment value in register **SP** by 1.

Cycles: 2

Bytes: 1

Flags: None affected.

JP n16

Jump to address *n16*; effectively, store *n16* into **PC**.

Cycles: 4

Bytes: 3

Flags: None affected.

JP cc,n16

Jump to address *n16* if condition *cc* is met.

Cycles: 4 taken / 3 untaken

Bytes: 3

Flags: None affected.

JP $\text{D}1/2\hat{\text{a}} (\hat{\text{a}} \hat{\text{a}})i1/4\hat{\text{c}}$

Jump to address in $\text{D}1/2\hat{\text{a}} (\hat{\text{a}} \hat{\text{a}})i1/4\hat{\text{c}}$; effectively, load **PC** with value in register $\text{D}1/2\hat{\text{a}} (\hat{\text{a}} \hat{\text{a}})i1/4\hat{\text{c}}$.

Cycles: 1

Bytes: 1

Flags: None affected.

JR e8

Relative Jump by adding *e8* to the address of the instruction following the **JR**. To clarify, an operand of 0 is equivalent to no jumping.

Cycles: 3

Bytes: 2

Flags: None affected.

JR cc,e8

Relative Jump by adding $e8$ to the current address if condition cc is met.

Cycles: 3 taken / 2 untaken

Bytes: 2

Flags: None affected.

LD r8,r8

Load (copy) value in register on the right into register on the left.

Cycles: 1

Bytes: 1

Flags: None affected.

LD r8,n8

Load value $n8$ into register $r8$.

Cycles: 2

Bytes: 2

Flags: None affected.

LD r16,n16

Load value $n16$ into register $r16$.

Cycles: 3

Bytes: 3

Flags: None affected.

LD [R1/2â (á ãâ)i1/4ç],r8

Store value in register $r8$ into the byte pointed to by register $R1/2â (á ãâ)i1/4ç$.

Cycles: 2

Bytes: 1

Flags: None affected.

LD [R1/2â (á ãâ)i1/4ç],n8

Store value $n8$ into the byte pointed to by register $R1/2â (á ãâ)i1/4ç$.

Cycles: 3

Bytes: 2

Flags: None affected.

LD r8,[R1/2â (á ãâ)i1/4ç]

Load value into register $r8$ from the byte pointed to by register $R1/2â (á ãâ)i1/4ç$.

Cycles: 2

Bytes: 1

Flags: None affected.

LD [r16],(â€ˆAâ€ˆ)

Store value in register (â€ˆAâ€ˆ) into the byte pointed to by register *r16*.

Cycles: 2

Bytes: 1

Flags: None affected.

LD [n16],(â€ˆAâ€ˆ)

Store value in register (â€ˆAâ€ˆ) into the byte at address *n16*.

Cycles: 4

Bytes: 3

Flags: None affected.

LDH [n16],(â€ˆAâ€ˆ)

Store value in register (â€ˆAâ€ˆ) into the byte at address *n16*, provided the address is between *\$FF00* and *\$FFFF*.

Cycles: 3

Bytes: 2

Flags: None affected.

This is sometimes written as LDIO [n16],(â€ˆAâ€ˆ), or LD [\$FF00+n8],(â€ˆAâ€ˆ).

LDH [â€ˆC],(â€ˆAâ€ˆ)

Store value in register (â€ˆAâ€ˆ) into the byte at address *\$FF00+â€ˆC*.

Cycles: 2

Bytes: 1

Flags: None affected.

This is sometimes written as LDIO [â€ˆC],(â€ˆAâ€ˆ), or LD [\$FF00+â€ˆC],(â€ˆAâ€ˆ).

LD (â€ˆAâ€ˆ),[r16]

Load value in register (â€ˆAâ€ˆ) from the byte pointed to by register *r16*.

Cycles: 2

Bytes: 1

Flags: None affected.

LD (â€ˆAâ€ˆ),[n16]

Load value in register (â€ˆAâ€ˆ) from the byte at address *n16*.

Cycles: 4

Bytes: 3

Flags: None affected.

LDH (\hat{r}),[n16]

Load value in register (\hat{r}) from the byte at address $n16$, provided the address is between $\$FF00$ and $\$FFFF$.

Cycles: 3

Bytes: 2

Flags: None affected.

This is sometimes written as LDIO (\hat{r}),[n16], or LD (\hat{r}),[\$FF00+n8].

LDH (\hat{r}),[\hat{c} (\hat{E} C)]

Load value in register (\hat{r}) from the byte at address $\$FF00+c$.

Cycles: 2

Bytes: 1

Flags: None affected.

This is sometimes written as LDIO (\hat{r}),[\hat{c} (\hat{E} C)], or LD (\hat{r}),[\$FF00+ \hat{c} (\hat{E} C)].

LD [\hat{r}],(\hat{r}),(\hat{r})

Store value in register (\hat{r}) into the byte pointed by \hat{r} and increment \hat{r} afterwards.

Cycles: 2

Bytes: 1

Flags: None affected.

This is sometimes written as LD [\hat{r}],(\hat{r}), or LDI [\hat{r}],(\hat{r}).

LD [\hat{r}],(\hat{r}),(\hat{r})

Store value in register (\hat{r}) into the byte pointed by \hat{r} and decrement \hat{r} afterwards.

Cycles: 2

Bytes: 1

Flags: None affected.

This is sometimes written as LD [\hat{r}],(\hat{r}), or LDD [\hat{r}],(\hat{r}).

LD (\hat{r}),(\hat{r})

Load value into register (\hat{r}) from the byte pointed by \hat{r} and decrement \hat{r} afterwards.

Cycles: 2

Bytes: 1

Flags: None affected.

This is sometimes written as `LD (â€ˆAâ€ˆ),[â€ˆâ€ˆ-]`, or `LDD (â€ˆAâ€ˆ),[â€ˆâ€ˆ]`.

LD (â€ˆAâ€ˆ),[â€ˆâ€ˆ]

Load value into register (â€ˆAâ€ˆ) from the byte pointed by `â€ˆâ€ˆ` and increment `â€ˆâ€ˆ` afterwards.

Cycles: 2

Bytes: 1

Flags: None affected.

This is sometimes written as `LD (â€ˆAâ€ˆ),[â€ˆâ€ˆ+]`, or `LDI (â€ˆAâ€ˆ),[â€ˆâ€ˆ]`.

LD SP,n16

Load value *n16* into register **SP**.

Cycles: 3

Bytes: 3

Flags: None affected.

LD [n16],SP

Store **SP** & `$FF` at address *n16* and **SP** >> 8 at address *n16* + 1.

Cycles: 5

Bytes: 3

Flags: None affected.

LD â€ˆâ€ˆ,SP+e8

Add the signed value *e8* to **SP** and store the result in `â€ˆâ€ˆ`.

Cycles: 3

Bytes: 2

Flags:

Z 0

N 0

H Set if overflow from bit 3.

C Set if overflow from bit 7.

LD SP,â€ˆâ€ˆ

Load register `â€ˆâ€ˆ` into register **SP**.

Cycles: 2

Bytes: 1

Flags: None affected.

NOPE

No OPEration.

Cycles: 1

Bytes: 1

Flags: None affected.

OR (\hat{A}),r8

Store into (\hat{A}) the bitwise OR of $r8$'s value and (\hat{A}).

Cycles: 1

Bytes: 1

Flags:

Z Set if result is 0.

N 0

H 0

C 0

OR (\hat{A}),[\hat{D}],r4

Store into (\hat{A}) the bitwise OR of the byte at \hat{D} and (\hat{A}).

Cycles: 2

Bytes: 1

Flags: See **OR (\hat{A}),r8**

OR (\hat{A}),n8

Store into (\hat{A}) the bitwise OR of $n8$ and (\hat{A}).

Cycles: 2

Bytes: 2

Flags: See **OR (\hat{A}),r8**

OWO

Load *bulge* into register **notice**.

Cycles: 0.25

Bytes: **eyes widen in surprise* r-rgbds! what are you doing?! <///< *starts to blush* xD*

Flags:

Ń Pirate

Ċ Checkered

Ń France

Ń Dragon

POP (\hat{A}),r8

Pop register (\hat{A}) from the stack. This is roughly equivalent to the following *“CUTE”* instructions:

```
ld f, [sp] ; See below for individual flags
inc sp
ld a, [sp]
```

```
inc sp
```

Cycles: 3

Bytes: 1

Flags:

Z Set from bit 7 of the popped low byte.

N Set from bit 6 of the popped low byte.

H Set from bit 5 of the popped low byte.

C Set from bit 4 of the popped low byte.

POP r16

Pop register *r16* from the stack. This is roughly equivalent to the following *“CUTE”* instructions:

```
ld LOW(r16), [sp] ; =B, ;D or D½
inc sp
ld HIGH(r16), [sp] ; =B, ;D or D½
inc sp
```

Cycles: 3

Bytes: 1

Flags: None affected.

PUSH (r16)

Push register (*r16*) into the stack. This is roughly equivalent to the following *“CUTE”* instructions:

```
dec sp
ld [sp], a
dec sp
ld [sp], flag_Z << 7 | flag_N << 6 | flag_H << 5 | flag_C << 4
```

Cycles: 4

Bytes: 1

Flags: None affected.

PUSH r16

Push register *r16* into the stack. This is roughly equivalent to the following *“CUTE”* instructions:

```
dec sp
ld [sp], HIGH(r16) ; =B, ;D or D½
dec sp
ld [sp], LOW(r16) ; =B, ;D or D½
```

Cycles: 4

Bytes: 1

Flags: None affected.

RES u3,r8

Set bit *u3* in register *r8* to 0. Bit 0 is the rightmost one, bit 7 the leftmost one.

Cycles: 2

Bytes: 2

Flags: None affected.

RES u3,[D'â (á â)r'4;]

Set bit *u3* in the byte pointed by **D'â (á â)r'4;** to 0. Bit 0 is the rightmost one, bit 7 the leftmost one.

Cycles: 4

Bytes: 2

Flags: None affected.

RET

Return from subroutine. This is basically a **POP PC** (if such an instruction existed). See **POP r16** for an explanation of how **POP** works.

Cycles: 4

Bytes: 1

Flags: None affected.

RET cc

Return from subroutine if condition *cc* is met.

Cycles: 5 taken / 2 untaken

Bytes: 1

Flags: None affected.

RETI

Return from subroutine and enable interrupts. This is basically equivalent to executing **EI** then **RET**, meaning that **IME** is set right after this instruction.

Cycles: 4

Bytes: 1

Flags: None affected.

RL r8

Rotate bits in register *r8* left through carry.

$$C \leftarrow [7 \leftarrow 0] \leftarrow C$$

Cycles: 2

Bytes: 2

Flags:

Z Set if result is 0.

N 0

H 0

C Set according to result.

RL [$\text{D}/\hat{a} (\hat{a} \hat{a})\hat{i}/\hat{z}$]

Rotate the byte at $\text{D}/\hat{a} (\hat{a} \hat{a})\hat{i}/\hat{z}$ left through carry.

$$C \leftarrow [7 \leftarrow 0] \leftarrow C$$

Cycles: 4

Bytes: 2

Flags: See **RL r8**

RLA

Rotate register ($\hat{a}\hat{c}\hat{i}\hat{A}\hat{a}\hat{c}\hat{i}$) left through carry.

$$C \leftarrow [7 \leftarrow 0] \leftarrow C$$

Cycles: 1

Bytes: 1

Flags:

Z 0

N 0

H 0

C Set according to result.

RLC r8

Rotate register $r8$ left.

$$C \leftarrow [7 \leftarrow 0] \leftarrow [7]$$

Cycles: 2

Bytes: 2

Flags:

Z Set if result is 0.

N 0

H 0

C Set according to result.

RLC [$\text{D}/\hat{a} (\hat{a} \hat{a})\hat{i}/\hat{z}$]

Rotate the byte at $\text{D}/\hat{a} (\hat{a} \hat{a})\hat{i}/\hat{z}$ left.

$$C \leftarrow [7 \leftarrow 0] \leftarrow [7]$$

Cycles: 4

Bytes: 2

Flags: See **RLC r8**

RLCA

Rotate register ($\hat{a}\hat{c}\hat{i}\hat{A}\hat{a}\hat{c}\hat{i}$) left.

$$C \leftarrow [7 \leftarrow 0] \leftarrow [7]$$

Cycles: 1

Bytes: 1

Flags:

Z 0
N 0
H 0
C Set according to result.

RR r8

Rotate register *r8* right through carry.

$C \rightarrow [7 \rightarrow 0] \rightarrow C$

Cycles: 2

Bytes: 2

Flags:

Z Set if result is 0.
N 0
H 0
C Set according to result.

RR [D1/2â (á ãâ)i1/4ç]

Rotate the byte at $D1/2â (á ãâ)i1/4ç$ right through carry.

$C \rightarrow [7 \rightarrow 0] \rightarrow C$

Cycles: 4

Bytes: 2

Flags: See **RR r8**

RRA

Rotate register ($\hat{a}ç\hat{A}âç\hat{I}$) right through carry.

$C \rightarrow [7 \rightarrow 0] \rightarrow C$

Cycles: 1

Bytes: 1

Flags:

Z 0
N 0
H 0
C Set according to result.

RRC r8

Rotate register *r8* right.

$[0] \rightarrow [7 \rightarrow 0] \rightarrow C$

Cycles: 2

Bytes: 2

Flags:

Z Set if result is 0.
N 0
H 0
C Set according to result.

RRC [$\text{D}^1/2\hat{\alpha}$ ($\acute{\alpha}$ $\tilde{\alpha}\hat{\alpha}$) $\text{i}^1/4\hat{\zeta}$]

Rotate the byte at $\text{D}^1/2\hat{\alpha}$ ($\acute{\alpha}$ $\tilde{\alpha}\hat{\alpha}$) $\text{i}^1/4\hat{\zeta}$ right.

[0] -> [7 -> 0] -> C

Cycles: 4

Bytes: 2

Flags: See **RRC r8**

RRCA

Rotate register ($\hat{\alpha}\hat{\zeta}\hat{\text{I}}\hat{\alpha}\hat{\zeta}\hat{\text{I}}$) right.

[0] -> [7 -> 0] -> C

Cycles: 1

Bytes: 1

Flags:

Z 0
N 0
H 0
C Set according to result.

RST vec

Call address *vec*. This is a shorter and faster equivalent to **CALL** for suitable values of *vec*.

Cycles: 4

Bytes: 1

Flags: None affected.

SBC ($\hat{\alpha}\hat{\zeta}\hat{\text{I}}\hat{\alpha}\hat{\zeta}\hat{\text{I}}$),**r8**

Subtract *r8*'s value and the carry flag from ($\hat{\alpha}\hat{\zeta}\hat{\text{I}}\hat{\alpha}\hat{\zeta}\hat{\text{I}}$).

Cycles: 1

Bytes: 1

Flags:

Z Set if result is 0.
N 1
H Set if borrow from bit 4.
C Set if borrow (i.e. if (*r8* + carry) > ($\hat{\alpha}\hat{\zeta}\hat{\text{I}}\hat{\alpha}\hat{\zeta}\hat{\text{I}}$)).

SBC ($\hat{\alpha}\hat{\zeta}\hat{\text{I}}\hat{\alpha}\hat{\zeta}\hat{\text{I}}$), $\text{D}^1/2\hat{\alpha}$ ($\acute{\alpha}$ $\tilde{\alpha}\hat{\alpha}$) $\text{i}^1/4\hat{\zeta}$

Subtract the byte at $\text{D}^1/2\hat{\alpha}$ ($\acute{\alpha}$ $\tilde{\alpha}\hat{\alpha}$) $\text{i}^1/4\hat{\zeta}$ and the carry flag from ($\hat{\alpha}\hat{\zeta}\hat{\text{I}}\hat{\alpha}\hat{\zeta}\hat{\text{I}}$).

Cycles: 2

Bytes: 1

Flags: See **SBC (â€ˆAâ€ˆ),r8**

SBC (â€ˆAâ€ˆ),n8

Subtract the value *n8* and the carry flag from (â€ˆAâ€ˆ).

Cycles: 2

Bytes: 2

Flags: See **SBC (â€ˆAâ€ˆ),r8**

SCF

Set Carry Flag.

Cycles: 1

Bytes: 1

Flags:

N 0

H 0

C 1

SET u3,r8

Set bit *u3* in register *r8* to 1. Bit 0 is the rightmost one, bit 7 the leftmost one.

Cycles: 2

Bytes: 2

Flags: None affected.

SET u3,[Dâ€ˆ (â€ˆ)â€ˆ]

Set bit *u3* in the byte pointed by **Dâ€ˆ (â€ˆ)â€ˆ** to 1. Bit 0 is the rightmost one, bit 7 the leftmost one.

Cycles: 4

Bytes: 2

Flags: None affected.

SLA r8

Shift Left Arithmetically register *r8*.

$$C \leftarrow [7 \leftarrow 0] \leftarrow 0$$

Cycles: 2

Bytes: 2

Flags:

Z Set if result is 0.

N 0

H 0

C Set according to result.

SLA [$\text{D}^1/\hat{\text{a}} (\acute{\text{a}} \tilde{\text{a}}\hat{\text{a}})\text{i}^1/4\hat{\text{z}}$]Shift Left Arithmetically the byte at $\text{D}^1/\hat{\text{a}} (\acute{\text{a}} \tilde{\text{a}}\hat{\text{a}})\text{i}^1/4\hat{\text{z}}$. $\text{C} \leftarrow [7 \leftarrow 0] \leftarrow 0$

Cycles: 4

Bytes: 2

Flags: See **SLA r8****SRA r8**Shift Right Arithmetically register $r8$. $[7] \rightarrow [7 \rightarrow 0] \rightarrow \text{C}$

Cycles: 2

Bytes: 2

Flags:

Z Set if result is 0.**N** 0**H** 0**C** Set according to result.**SRA** [$\text{D}^1/\hat{\text{a}} (\acute{\text{a}} \tilde{\text{a}}\hat{\text{a}})\text{i}^1/4\hat{\text{z}}$]Shift Right Arithmetically the byte at $\text{D}^1/\hat{\text{a}} (\acute{\text{a}} \tilde{\text{a}}\hat{\text{a}})\text{i}^1/4\hat{\text{z}}$. $[7] \rightarrow [7 \rightarrow 0] \rightarrow \text{C}$

Cycles: 4

Bytes: 2

Flags: See **SRA r8****SRL r8**Shift Right Logically register $r8$. $0 \rightarrow [7 \rightarrow 0] \rightarrow \text{C}$

Cycles: 2

Bytes: 2

Flags:

Z Set if result is 0.**N** 0**H** 0**C** Set according to result.**SRL** [$\text{D}^1/\hat{\text{a}} (\acute{\text{a}} \tilde{\text{a}}\hat{\text{a}})\text{i}^1/4\hat{\text{z}}$]Shift Right Logically the byte at $\text{D}^1/\hat{\text{a}} (\acute{\text{a}} \tilde{\text{a}}\hat{\text{a}})\text{i}^1/4\hat{\text{z}}$. $0 \rightarrow [7 \rightarrow 0] \rightarrow \text{C}$

Cycles: 4

Bytes: 2

Flags: See **SRA r8**

STOP!!₀

Enter CPU very low power mode. Also used to switch between double and normal speed CPU modes in GBC.

Cycles: -

Bytes: 2

Flags: None affected.

SUB (\hat{A}),r8

Subtract $r8$'s value from (\hat{A}).

Cycles: 1

Bytes: 1

Flags:

Z Set if result is 0.

N 1

H Set if borrow from bit 4.

C Set if borrow (set if $r8 > (\hat{A})$).

SUB (\hat{A}),[\hat{D} (\hat{A})i₄]

Subtract the byte at \hat{D} (\hat{A})i₄ from (\hat{A}).

Cycles: 2

Bytes: 1

Flags: See **SUB (\hat{A}),r8**

SUB (\hat{A}),n8

Subtract the value $n8$ from (\hat{A}).

Cycles: 2

Bytes: 2

Flags: See **SUB (\hat{A}),r8**

SWAP r8

Swap the upper 4 bits in register $r8$ and the lower 4 ones.

Cycles: 2

Bytes: 2

Flags:

Z Set if result is 0.

N 0

H 0

C 0

SWAP [\hat{D} (\hat{A})i₄]

Swap the upper 4 bits in the byte pointed by \hat{D} (\hat{A})i₄ and the lower 4 ones.

Cycles: 4

Bytes: 2

Flags: See **SWAP r8**

XOR (â€ˆAâ€ˆ),r8

Bitwise XOR between *r8*'s value and (â€ˆAâ€ˆ).

Cycles: 1

Bytes: 1

Flags:

Z Set if result is 0.

N 0

H 0

C 0

XOR (â€ˆAâ€ˆ),[Dâ€ˆ (â€ˆ)â€ˆ]

Bitwise XOR between the byte at Dâ€ˆ (â€ˆ)â€ˆ and (â€ˆAâ€ˆ).

Cycles: 2

Bytes: 1

Flags: See **XOR (â€ˆAâ€ˆ),r8**

XOR (â€ˆAâ€ˆ),n8

Bitwise XOR between *n8*'s value and (â€ˆAâ€ˆ).

Cycles: 2

Bytes: 2

Flags: See **XOR (â€ˆAâ€ˆ),r8**

SEE ALSO

`rgbasm(1)`, `rgbds(7)`

HISTORY

Carsten Sørensen made this dang cool `rgbds` thingy as part of some ASMotor program, then Justin Lloyd put it in RGBDS. Now some DUMB NERDS at <https://github.com/gbdev/rgbds> take care of it.